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[571 ABSTRACT 
An infrared photo-responsive element (Ro) is monolith- 
ically integrated into a source follower circuit of a metal 
oxide semiconductor device (10) by depositing a layer 
of a lead chalcogenide as a photo-resistive element 
forming an ohmic bridge between two metallization 
strips (26,28) serving as electrodes of the circuit. Volt- 
age from the circuit varies in response to illumination of 
the layer by infrared radiation. 
1 Claim, 64 Drawing Figures 
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INTEGRATED PHOTO-RESPONSIVE METAL 
OXIDE SEMICONDUCTOR CIRCUIT 
ORIGIN O F  THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States government and may be 
manufactured and used by or for the government for 
governmental purposes without the payment of any 
royalties thereon or therefor. 
TECHNICAL FIELD 
This invention generally relates to integrated semi- 
conductor circuits and, more particular, to metal oxide 
semicondnctor circuits having integrated photo-respon- 
sive elements. 
BACKGROUND ART 
Infrared photo-responsive elements have been found 
to be particularly useful for sensing the shape and fea- 
tures of remote objects for such purposes as multispec- 
tral mapping of the earth’s surface. Such applications 
usually require an array of discrete photo-responsive 
elements to be positioned at the focal plane of an optical 
instrument. Current efforts towards producing higher 
resolution images has created a demand for a focal plane 
with a greater number of photo-responsive elements 
because the degree of resolution obtainable is propor- 
tional to the number of elements in the array. By way of 
illustration, one array under consideration has between 
one and ten thousand elements arranged in a linear 
array. The demand for higher resolution can be met 
only by such expedients as reducing the size of the 
photo-responsive elements because optical consider- 
ations tend to limit the area of focal planes. 
To derive intelligible image data from the stream of 
signals generated by focal plane array at least two leads 
must be used to individually interconnect each photo- 
responsive element to its own preamplifier or other 
signal processing step. Typically, the elements in a focal 
plane array are made with pairs of discrete metal 
contacts. A pair of fine gold wires serves as intercon- 
necting leads between each pair of contacts and a corre- 
sponding signal processing stage. The presence of the 
contacts and interconnecting leads places an upper limit 
upon the extent of size reduction achievable with avail- 
able photo-responsive elements. 
The sheer number of interconnecting leads itself pres- 
ents a serious fabrication and reliability problem which 
may be exacerbated if the focal plane area must also 
accommodate cryogenic cooling equipment for the 
photo-responsive elements. Although available mono- 
lithic extrinsic silicon infrared detectors and charge 
coupled devices eliminate the necessity for intercon- 
necting wires, such devices are not suitable for remote 
sensing of objects illuminated by reflected sunlight be- 
cause available extrinsic silicon is not responsive to 
infrared radiation between 1.65 pm and 2.3 pm, and, 
therefore, is responsive to only part of the spectrum 
within one of the atmospheric windows. 
STATEMENT OF THE INVENTION 
. 
Accordingly, it i s  one object of the present invention 
to provide an improved photo-responsive element. 
It is another object to provide a photo-responsive 
element monolithically integrated into a metal oxide 
semiconductor circuit. 
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It is yet another object to provide an improved inter- 
connection between a photo-responsive element and a 
metal oxide semiconductor circuit. 
It is a further object to provide a compact integrated 
photo-responsive element and metal oxide semiconduc- 
tor circuit. 
It is also an object to provide a photo-responsive 
device free of wire lead interconnections between its 
photodetector element and its preamplifier stage. 
These and other objects are achieved by a device 
having a layer of a lead chalcogenide material forming 
a photo-responsive element monolithically integrated 
into a metal oxide semiconductor circuit for processing 
the signal stream generated by the element. The photo- 
responsive element is deposited upon an oxide layer of 
the semiconductor with opposite sides of the layer par- 
tially covering and forming ohmic contacts with ends of 
the two strips of metallization serving as electrodes of 
the signal processing circuit. Exposure of the element to 
incident radiation effects a variation in electrical char- 
acteristics of the element, thereby causing a responsive 
change in the signal stream provided to the processing 
circuit via the metallization electrodes. 
BRIEF DESCRIPTION OF THE DRAWINGS 
A more complete appreciation of this invention, and 
many of the attendant advantages thereof, will be 
readily apparent as the same becomes better understood 
by reference to the following detailed description when 
considered in conjunction with the accompanying 
drawings in which like numbers indicate the same or 
similar components, wherein: 
FIG. 1 is a top view showing an embodiment of the 
present invention. 
FIG. 2 is a schematic representation of the electrical 
circuit shown in FIG. 1. 
FIGS. 3a through 3h are cross-sectional views taken 
along line 111-111 of FIG. 5 showing-an active compo- 
nent of the embodiment of FIG. 5 at various steps of 
fabrication. 
FIGS. 4a througuh 4c are cross-sectional views taken 
along lines IV-IV of FIG. 5 showing a photo-respon- 
sive element of the embodiment of FIGS. 1 and 3 at 
various steps of fabrication. 
FIG. 5 is a top view showing the embodiment of 
FIG. 1 in a monolithically integrated circuit. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Refer now to the drawings and, in particular, to FIG. 
1 which illustrates a partially completed monolithic 
device 10 fabricated on a semiconductor substrate to 
embody the present invention. The device includes an 
electronic circuit having a metal oxide semiconductor 
active component integrally interconnected to a photo- 
responsive element. The active component includes a 
field effect transistor TI having three adjoining elec- 
trodes with two electrodes, i.e., a source S and drain D, 
symmetrically arranged on opposite sides of the third, a 
gate G. Etched strips 20,22,24,26,28 and 30 formed of 
a layer of metallization, interconnect the various circuit 
components with the active component. One exemplary 
circuit configuration of the device 10 includes a transis- 
tor TI in a source follower configuration 12 schemati- 
cally represented in FIG. 2. Such a configuration will 
provide a preamplifier stage for the data stream from 
the photo-responsive element. The substrate is electri- 
cally shorted to the drain region metallization by such 
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techniques as soldering the substrate to an encapsulating strip 64 of silicon dioxide completely covering the gate 
case electrically coupled to the drain metallization. region and parts of the adjoining source and drain re- 
Circuit resistances Ro, RL and Rs are formed by dis- gions. 
Crete islands of lower conducting resistive material After the wafer shown in FIG. 3f is rinsed and dried, 
bridging various pairs of the metallization strips. This 5 a chromium-gold sandwich of metallization is deposited 
resistive material, a lead chalcogenide, is photo-respon- on the wafer. As shown in FIG. 3g, a thin layer of 
sive. One of the islands, RD, is used in the circuit as the chromium 70 is initially deposited upon a surface 72 of 
photo-responsive element. the silicon oxide layer and the exposed surface areas of 
Metallization strip 20 has one end making electrical the source and drain regions to a depth of about one 
contact with the source region and its other end form- 10 hundred angstrom units. Then, a layer of gold 74 is 
ing a terminal pad 32 to which external electrical leads deposited over the chromium layer 90 to a depth of 
may be connected. Metallization strip 22 has one end about four thousand angstrom units. The metallization 
electrically contacting the drain region and its other end is etched in two steps to define the discrete metalliza- 
forming a terminal pad 34. An intermediate segment of tions strips 20, 22, 24, 26, 28 and 30. The gold layer is 
metallization strip 22 is in ohmic contact with and cov- 15 photolithographically etched'with potassium iodide in 
ered by one side of the layer of material forming resis- the first step. In the second step, the chromium layer is 
tance Rs. One end of metallization strip 24 is in ohmic photolithographically etched with a mixture of glycer- 
contact with and partially covered by the other side of ine and hydrochloric acid. Subsequent to completion of 
resistance Rs while the other end of strip 24 forms a both etching steps, metallization strips 20,22 and 24 are 
terminal pad 36. Metallization strip 26 has three ends: 20 electrically isolated by gaps 76, 78 which are etched 
one end overlying and providing p-channel enhance- through the metallization to the surface of the gate 
ment of the gate region, another end in ohmic contact silicon dioxide layer. 
with and partially covered by one side of the layer of Metallization strips 20,22 extend across the windows 
material forming resistance RL, and its third end form- 60, 62 in the silicon dioxide layer 58 and form ohmic 
ing a terminal pad 38. An intermediate segment of strip 25 contacts with the surfaces of the source and drain re- 
26 is in ohmic contact with and covered by the layer of gions, respectively, exposed by the windows. 
photo-resistive material forming the photo-responsive The chromium-gold metallization strips provide an 
element Ro. Metallization strip 26 effectively forms a electrode structure that is chemically and electrically 
node with resistance RL and photo-responsive element compatible with both the metal oxide semiconductor 
Ro serving as a voltage divider at the gate electrode. 30 active component T1 and with the lead chalicogenide 
Metallization strip 28 has one end forming a terminal photo-responsive element Ro, thereby avoiding the 
pad 40 and its other end in ohmic contact with and need for wire leads to interconnect the active compo- 
covered by the other side of element Ro. Metallization nent and the photo-responsive element. After comple- 
strip 30 has one end in ohmic contact with and covered tion of photolithographic delineation of the metalliza- 
by the side of resistance RL opposite strip 26; the other 35 tion of the wafer, shown in FIG. k, the photo-respon- 
end of strip 30 forms a terminal pad 42. sive element R o  and the circuit resistances RL, Rs are 
The structure of device 10 is fabricated on a wafer 50 added to the circuit in a chemical deposition process. 
of an electronic grade semiconducting material such as The base surface 80 of the wafer is mounted on a clean, 
<111> silico<n, shown in FIG. 3a, with three to five dry glass slide with an adhesive (e.g., Crystal Bond 509) 
ohms per centimeter resistivity. The wafer is lightly 40 impervious to attack by highly alkaline solutions. A 
doped with phosphorus to exhibit an n-type conductiv- liquid lead thiourea complex formation is decomposed 
ity. An insulating field layer of silicon dioxide 52, by a base catalyzed reaction to make a deposition solu- 
shown in FIG. 3b, is formed on one surface 51 by pass- tion. Immediately prior to immersion in the deposition 
ing steam and oxygen over the surface while the wafer solution, a thickness of thirty to fifty angstrom units of 
is maintained at a temperature of approximately 1,ooo" 45 the exposed silicon oxide layer 58 is removed by immer- 
C. The silicon dioxide layer is coated with negative sion of the wafer for a few seconds in a solution of three 
photoresist and a mask with images defining a pair of parts water and one part concentrated hydrofluoric 
spaced windows 54, 56 is exposed against the silicon acid, thereby cleaning the gold metallization while pre- 
dioxide layer. The photoresist is developed, exposing paring a fresh silicon dioxide surface for nucleation 
the silicon dioxide insulating layer in the areas of win- 50 without damaging the active component structure. The 
dows 54, 56, to a low temperature post-bake to harden slide mounted wafer is then held immersed in the depo- 
the photo-resist. The silicon dioxide within the window sition solution until a first coat of a mirror-like film of 
areas is removed by immersing the wafer into a buffered lead sulfide is deposited upon all surfaces (the metalliza- 
hydrofluoric acid etchant solution. The photo-resist is tion strips and the surfaces 72 of the silicon dioxide 
stripped in hot chromic acid and the wafers are rinsed 55 insulating layer 52 exposed between the metallization 
clean. The wafer is then doped by thermal diffusion strips) not covered by the adhesive. The wafer is then 
through windows 54 and 56 to create p-type conductiv- removed from the solution, rinsed thoroughly with 
ity source, S, and drain, D, regions extending down- water, and dried. After subsequent coats of lead sulfide 
ward from the surface 51 as shown in FIG. 3c. are deposited by repeating these immersion, rinsing and 
The silicon dioxide insulating layer 52 is removed and 60 drying steps, the wafer is removed from the glass slide 
the surface rinsed clean, as shown in FIG. 3d. Another and all traces of the adhesive are removed from the 
layer of silicon dioxide 58, shown in FIG. 3e, is then wafer. The topography of the metallization strips is 
deposited to a controlled thickness by again subjecting clearly apparent through an opaque layer of several 
the surface to thermal oxidization. Windows 60, 62 are lead sulfide coatings, thus facilitating alignment of a 
photolithographically etched into the silicon dioxide 65 lead sulfide delineation mask with the existing circuit 
layer 58 in the same manner as windows 54, 56, as pattern on the wafer. 
shown in FIG. 3f to partially expose the source and The photo-responsive element Ro and circuit resis- 
drain regions. The etching process leaves an insulating tances RL, Rs are etched from the multi-coat lead sul- 
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fide layer by a photolithographic delineation process. A 
layer of positive photoresist is spun onto the lead sulfide 
layer and air dried in a controlled relative humidity 
environment. A chromium mask defining the pattern of 
(RD) 
RD + RL V, = V B - .  G F E ~  
b, RL and aligned with the visible topography of 5 where, GFET, the transistor gain, has a value of about 
the wafer and the photoresist is exposed through the 
mask. The pattern is developed and unwanted photore- 
sist removed. Lead sulfide not covered by photo-resist 
may be removed by several different etching proce- 
dures. In one such procedure, the wafer is briefly im- 
mersed in fresh, concentrated hydrochloric acid main- 
tained at a temperature between 25" C. and 30" C., 
gently rinsed in water maintained at the same tempera- 
ture, blown dry with an inert gas, and examined for 
undercutting of the lead sulfide pattern of the Ro, Rr. 
and Rs islands. If excessive lead sulfide remains outside 
the pattern, the etching steps are repeated by briefly 
reimmersing the wafer in hydrochloric acid. When 
most of the unwanted lead sulfide has been removed, 
0.9. It is apparent, therefore, that the value of Vo is an 
accurate, representation of the illumination to which 
element RD is exposed, and is unaffected by spurious 
impedances which may be introduced by elaborate wire 
interconnecting leads. 
The invention disclosed has an infrared photo- 
responsive element monolithically integrated into a 
metal oxide semiconductor circuit to provide a unitary 
photo-detector and signal processing device. The de- 
vice may be easily fabricated to provide a circuit such as 
the source preamplifier for the data stream generated by 
the detector element. The complete absence of wire 
interconnecting leads between the photo-responsive - 
the wafer is immersed in acetone eo remove the pho- 20 element and the active component effectively reduces 
toreist covering the RD, RL and Rs  pattern, the space required by each circuit while facilitating 
The resulting wafer, shown in FIGS. 1 and 4&, has fabrication of the device. Consequently, the reduction 
three clearly defined islands of lead sulfide RD, RL and in size allows a greater density of these devices to be 
Rs. Opposite under sides of photo-responsive element fabricated in a focal plane array, thereby enabling gen- 
R o  partially cover and form ohmic contacts with a 25 eration of a data stream providing for heightened reso- 
center section of metallization strip 26 and one end of lution of focal plane images. 
metallization strip 28. Opposite sides of resistance Rs The configuration of the circuit may be modified for 
partially cover and form ohmic contacts with a center particular applications. Rr, rather than Romay b used as 
section of metallization strip 22 and one end of metalli- a photo-responsive element simply by covering RD 
zation strip 24. Similarly, opposite sides of resistance 30 instead of RL with an opaque layer. Other lead chalco- 
RL partially cover and form ohmic contacts with 0 ~ ~ 0 -  genide materials such as lead selenide or lead telluride 
site ends of metallization strips 26 and 30. The photo- may be used instead of lead sulfide to make the photo- 
responsive element RD may be sensitized to infrared responsive elements and the resistances. The active 
radiation by briefly heat& the dement and exposing it device may also be made from a substrate having p-type 
to oxygen. Then, the entire surface of the wafer (the 35 conductivity. The circuit may be made with an active 
lead sulfide elements RD, RL and Rs, the ~~COvered  device having either p or n channel depletion or P or n 
metallization strips, and the exposed areas of silicon channel enhancement. Additionally, complex 
dioxide layer 58) is covered with an electrically insulat- circuits and active lead chalcogenide photo~responsive 
ing passivation layer 90 of silicon dioxide as shown in elements may be mono~ithica~ly integrated with other 
40 active devices in more complex circuits according to FIGS. 3h and k. 
nated by light, particularly light in the near and interme- photo-responsive 
Lead chalogenides change resistance when the principles disclosed. Also, the devices may be made 
with a circuit having two or diate infrared spectrum' To prevent variation Of the 
Of resistances RL and Rs when the device is ex- detector elements made of different binary or ternary lead chalcogenide alloys to provide a spectral response posed to infrared radiation, a layer of an opaque mate- 45 
rial such as aluminum. is deuosited on the surface 92 of tailored for a particular application. 
the passivation layer 90. The layer is then photolitho- 
graphically etched to remove all but two areas 86,88 of 
the opaque layer which cover resistance RL (shown in 
FIG. &) and resistance Rs, as indicated by the diagonal 50 
cross-hatching from upper right to lower left in FIG. 5. 
Subsequently, windows, shown in FIG. 5 as square 
areas of diagonal cross-hatching extending from the 
upper left to the lower right, are etched into the passiv- 
ation layer 90 to expose the terminal pad areas 32, 34, 55 
36, 38, 40 and 42 for connection to external electrical 
leads (not shown). 
As indicated by FIG. 2, a battery VB connected to 
terminal pads 40, 42 provides a voltage across the di- 
vider stage formed by resistance Rr. and photo-respon- 60 
sive element Ro to  bias the gate electrode of transistor 
TI to an ON state. Illumination of element RD with 
infrared radiation will decrease the resistance value of 
RD, thereby causing the voltage across the drain and 
source terminals 34, 32 to decrease in response to the 65 
illumination. The voltage, V,, at the drain terminal is 
related to the resistance provided by element RD ac- 
cording to the following equation: 
.. 
We claim: 
I. A photo-responsive device comprising: 
a substrate (50) of semiconducting silicon containing 
impurities of a first type conductivity; 
a source (S) region and a drain (D) region containing 
impurities of a second and opposite type conductiv- 
ity extending inwardly from a surface (51) of said 
substrate and separated by a gate (G) region of said 
first type conductivity; 
a layer (58) of silicon dioxide disposed upon said 
surface defining discrete openings (60, 62) sepa- 
rated by a strip of said silicon dioxide covering said 
surface at said gate region; 
a plurality of electrical conductors (20,22,24,26,28, 
30) disposed upon said silicon dioxide layer in a 
spaced configuration with a first of said electrical 
conductors making electrical contact with said 
source region via one of said openings, a second of 
said electrical conductors making electrical 
contact with said drain region via another of said 
openings, and a third of said electrical conductors 
transversing said strip of silicon dioxide; 
7 
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a first island (Ro) of a lead chalcogenide material 
exhibiting a photo-responsivity to infrared radia- 
tion lying on said silicon dioxide layer in ohmic 
contact with said third electrical conductor and 
one of said other of said plurality of conductors; 
lying on said silicon dioxide layer in ohmic contact 
with said third electrical conductor and another of 
said other of said plurality of conductors; and 
a layer (86/88) of a material opaque to said infrared 
radiation completely covering said second island. 5 
a second island (RL) of a lead chalcogenide material * * * * *  
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